



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/662,034	09/12/2003	Paul J. Mantey	200309970-1	9298	
22879	22879 7590 12/28/2005		EXAM	EXAMINER	
	PACKARD COMPANY 400, 3404 E. HARMONY	SPITTLE, MA	ATTHEW D		
INTELLECTUAL PROPERTY ADMINISTRATION			ART UNIT	PAPER NUMBER	
FORT COLLI	FORT COLLINS, CO 80527-2400		2111	-	

DATE MAILED: 12/28/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)		
Office Action Summary		10/662,034	MANTEY ET AL.		
		Examiner	Art Unit		
		Matthew D. Spittle	2111		
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet with the c	orrespondence address		
A SH WHIC - Exter after - If NO - Failu Any I	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING Donsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. Properties of the period for reply is specified above, the maximum statutory period to reto reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION (36(a)). In no event, however, may a reply be time will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).		
Status					
1)⊠	Responsive to communication(s) filed on 21 D	<u> ecember 2005</u> .			
2a) <u></u> □	This action is FINAL . 2b)⊠ This action is non-final.				
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is				
	closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.		
Dispositi	ion of Claims				
5)⊠ 6)⊠ 7)⊠	Claim(s) <u>1-27,31,32 and 35-44</u> is/are pending 4a) Of the above claim(s) is/are withdraw Claim(s) <u>28-30,33 and 34</u> is/are allowed. Claim(s) <u>1-14,16-18,20-27,31,32,35-38 and 42</u> Claim(s) <u>15,19 and 39-41</u> is/are objected to. Claim(s) are subject to restriction and/or	wn from consideration. 2-44 is/are rejected.			
Applicati	ion Papers				
10)⊠	The specification is objected to by the Examine The drawing(s) filed on <u>12 September 2003</u> is/s Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	are: a) \square accepted or b) \square object drawing(s) be held in abeyance. Settion is required if the drawing(s) is objection is	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).		
Priority u	under 35 U.S.C. § 119				
12) [a) [Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureau See the attached detailed Office action for a list	ts have been received. ts have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	ion No ed in this National Stage		
Attachmen					
2) 🔲 Notic 3) 🔯 Infon	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date <u>9/12/2003</u> .	4) Interview Summary Paper No(s)/Mail Di 5) Notice of Informal F 6) Other:			

DETAILED ACTION

Claim Objections

Claim 11 recites the limitation "the byte timer" in lines 1 -2. There is insufficient antecedent basis for this limitation in the claim.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1 – 4, 14, 16, 17, 18, 20, and 21 are rejected under 35 U.S.C. 102(b) as being anticipated by Liu et al.

With regard to claim 1, Liu et al. describe a computer system comprising:

A communications bus implemented in accordance with an Inter-IC bus specification (Figure 1, 2, item 107);

A bus controller coupled to the communications bus (where a bus controller may be interpreted as a system interface processor; column 6, lines 19 - 23);

A send machine (Figure 2, items 207) coupled between a host processor (Figure 1, item 101) and the bus controller (where a send machine may be interpreted as a message data register (MDR); column 7, lines 16 – 25);

Art Unit: 2111

A first first-in first-out (FIFO) buffer coupled to the send machine and coupled between the host processor and the bus controller (where a FIFO buffer may be interpreted as a request queue; Figure 2, item 203; column 7, lines 16 – 21).

With regard to claim 2, Liu et al. describe the computer system of claim 1, wherein the first FIFO buffer comprises means for receiving a plurality of bytes from the host processor without interrupting the host processor (column 7, lines 25 – 26; Figure 2, items 203, 205 show that both queues are a size of 1K – either bits or bytes would meet the limitation of a plurality of bytes; column 10, lines 24 – 34 tell of how a messages is placed into the request buffer, but note that the interrupt is not generated until a response is received from the I2C device).

With regard to claim 3, Liu et al. describe the computer system of claim 1, wherein:

The first FIFO buffer comprises means for receiving a plurality of bytes from the host processor ((column 7, lines 25 – 26; Figure 2, items 203, 205 show that both queues are a size of 1K – either bits or bytes would meet the limitation of a plurality of bytes);

The send machine comprises means for transmitting the plurality of bytes over the communications bus without interrupt the host processor (column 10, lines 24 – 34 tell of how a messages is placed into the request buffer and processed by the interface,

Art Unit: 2111

but note that the interrupt is not generated until a response is received from the I2C device).

With regard to claim 4, Liu et al. describe the computer system of claim 1, further comprising:

A receive machine coupled between the host processor and the bus controller (where a receive machine may be interpreted as a message data register (MDR); column 7, lines 16 – 25);

A second FIFO buffer coupled to the receive machine and coupled between the host processor and the bus controller (where a FIFO buffer may be interpreted as a response queue; Figure 2, item 205; column 7, lines 16 – 21).

With regard to claim 14, Liu et al. describe a method for transmitting a message comprising a plurality of bytes over a communications bus implemented in accordance with an Inter-IC bus specification, the method comprising steps of:

(A) Receiving at least two of the plurality of bytes from the host processor (column 6, lines 61 – 63 describe how the MDR is 8-bits wide, which would seem to suggest that each message placed into the MDR consists of only a single byte. However, column 14, lines 48 – 50 describe how a received response requires 2 bytes just to indicate the length of a message size, not yet including the message content. Therefore, examiner notes that in the MDR buffers, a single message may consist of more than 2 bytes of data.)

Art Unit: 2111

(B) Transmitting the at least two of the plurality of bytes over the communications bus without interrupting the host processor (column 10, lines 24 – 34 tell of how a messages is placed into the request buffer, but note that the interrupt is not generated until a response is received from the I2C device).

With regard to claim 16, Liu et al. describe the method of claim 14, further comprising a step of:

(C) prior to step (B), storing the at least two of the plurality of bytes in a buffer without interrupting the host processor (where a buffer may be interpreted as a request buffer; Figure 2, item 203; column 10, lines 24 – 34 tell of how a messages is placed into the request buffer, but note that the interrupt is not generated until a response is received from the I2C device);

wherein step (B) comprises the steps of:

- (B) (1) retrieving the at least two bytes from the buffer;
- (B) (2) transmitting the at least two bytes over the bus without interrupting the host processor (column 10, lines 24 34 tell of how a messages is placed into the request buffer, but note that the interrupt is not generated until a response is received from the I2C device).

With regard to claim 17, Liu et al. describe the method of claim 16, wherein step (C) comprises a step of storing the plurality of bytes of the message in a buffer without interrupting the host processor (where a buffer may be interpreted as a request buffer;

Art Unit: 2111

column 10, lines 24 – 34 tell of how a messages is placed into the request buffer, but note that the interrupt is not generated until a response is received from the I2C device).

With regard to claim 18, Liu et al. describe a device for transmitting a message comprising a plurality of bytes over a communications bus implemented in accordance with an Inter-IC bus specification, the device comprising:

Means for receiving at least two of the plurality of bytes from the host processor (column 6, lines 61 – 63 describe how the MDR is 8-bits wide, which would seem to suggest that each message placed into the MDR consists of only a single byte. However, column 14, lines 48 – 50 describe how a received response requires 2 bytes just to indicate the length of a message size, not yet including the message content. Therefore, examiner notes that in the MDR buffers, a single message may consist of more than 2 bytes of data.);

Means for transmitting the at least two of the plurality of bytes over the communications bus without interrupting the host processor (column 10, lines 24 - 34 tell of how a messages is placed into the request buffer, but note that the interrupt is not generated until a response is received from the I2C device).

With regard to claim 20, Liu et al. describe the device of claim 18, further comprising:

Means for storing the at least two of the plurality bytes in a buffer without interrupting the host processor before the means for transmitting transmits the at least

two of the plurality of bytes over the communications bus (where a buffer may be interpreted as a request buffer; column 10, lines 24 – 34 tell of how a messages is placed into the request buffer, but note that the interrupt is not generated until a response is received from the I2C device).;

Wherein the means for transmitting comprises:

Means for retrieving the at least two bytes from the buffer;

Means for transmitting the at least two bytes of the message over the bus without interrupting the host processor (column 10, lines 24 – 34 tell of how a messages is placed into the request buffer, but note that the interrupt is not generated until a response is received from the I2C device).

With regard to claim 21, Liu et al. describe the device of claim 20, wherein the means for storing comprises means for storing the plurality of bytes of the message in the buffer without interrupting the host processor (where a buffer may be interpreted as a request buffer; column 10, lines 24 – 34 tell of how a messages is placed into the request buffer, but note that the interrupt is not generated until a response is received from the I2C device).

* * *

Claims 12, 22, 23, 25, 26, 28, and 43 are rejected under 35 U.S.C. 102(b) as being anticipated by Johnson et al.

Art Unit: 2111

With regard to claim 12, Johnson et al. teach a computer system comprising:

A communications bus implemented in accordance with an Inter-IC bus specification (Figure 4, 7, item 310; column 7, lines 10 - 12);

A bus controller coupled to the communications bus (where a bus controller may be interpreted as a system interface processor; column 11, lines 31 – 36, 61 - 65);

A send machine (Figure 7, item 707) coupled between a host processor (Figure 4, item 200) and the bus controller (where a send machine may be interpreted as a message data register (MDR); column 12, lines 17 – 32), the send machine comprising means for transmitting the plurality of bytes over the communications bus without interrupting the host processor (column 14, lines 18 – 38, and column 15, lines 40 - 51 tell of how a messages is placed into the request buffer and processed by the interface, but note that the interrupt may not be generated until a response is received from the I2C device).

A first first-in first-out (FIFO) buffer coupled to the send machine and coupled between the host processor and the bus controller (where a FIFO buffer may be interpreted as a request queue; Figure 7, item 516; column 12, lines 7 - 10, the first FIFO comprising means for receiving a plurality of bytes from the host processor without interrupting the host processor (column 12, lines 26 - 30; Figure 7, items 516, 514 show that both queues are a size of 1K – either bits or bytes would meet the limitation of a plurality of bytes; column 15, lines 40 – 51 tell of how a messages is placed into the request buffer, but note that the interrupt is not generated until a response is received from the I2C device).

Application/Control Number: 10/662,034 Page 9

Art Unit: 2111

A receive machine (Figure 7, item 707) coupled between the host processor and the bus controller (where a receive machine may be interpreted as a message data register (MDR); column 12, lines 17 – 32), the receive machine comprising means for receiving the plurality of bytes over the communications bus without interrupting the host processor (column 14, lines 18 – 38; column 15, lines 40 – 51 tell of how the response bytes are written into the response FIFO, and the if directed to do so by the device driver, an interrupt is asserted. Examiner interprets this to mean that the device driver may also *not* be directed to assert an interrupt, and therefore the reference teaches the limitation of receiving the plurality of bytes without interrupting the processor).

A second FIFO buffer coupled to the receive machine and coupled between the host processor and the bus controller (where a FIFO buffer may be interpreted as a response queue; Figure 7, item 514; column 12, lines 10 –14), the second FIFO buffer comprising means for receiving a plurality of bytes from the bus controller without interrupting the host processor (column 14, lines 18 – 38; column 15, lines 40 – 51 tell of how the response bytes are written into the response FIFO, and the if directed to do so by the device driver, an interrupt is asserted. Examiner interprets this to mean that the device driver may also *not* be directed to assert an interrupt, and therefore the reference teaches the limitation of receiving the plurality of bytes without interrupting the processor).

Application/Control Number: 10/662,034 Page 10

Art Unit: 2111

With regard to claim 22, Johnson et al. describe a computer system with a host processor, and a method for receiving a message comprising a plurality of bytes over a communications bus implemented in accordance with an Inter-IC bus specification, the method comprising steps of:

- (A) Receiving at least two of the plurality of bytes over the communications bus without interrupting the host processor (column 12, lines 10 16, 34 40);
- (B) Transmitting the at least two of the plurality of bytes of the message to the host processor (column 12, lines 34 40);

With regard to claim 23, Johnson et al. describe the method of claim 22, further comprising steps of:

- (C) Prior to step (B), storing the at least two of the plurality of bytes of the message in a buffer (Figure 7, item 514) without interrupting the host processor (column 12, lines 10 16, 34 40);
- (D) After step (C), interrupting the host processor (column 12, lines 34 40); and wherein step (B) comprises a step of transmitting the at least two of the plurality of bytes of the message from the buffer to the host processor (Johnson et al. describes writing a message one byte at a time, then interrupting the CPU when complete.

 Examiner interprets this to mean that a message may consist of one, two, or more bytes).

With regard to claim 25, Johnson et al. describe a device for use in a computer system including a host processor, for receiving a message comprising a plurality of bytes over a communications bus implemented in accordance with an Inter-IC bus specification, the device comprising:

Means for receiving at least two of the plurality of bytes over the communications bus without interrupting the host processor (column 12, lines 10 - 16, 34 - 40);

Means for transmitting the at least two of the plurality of bytes of the message to the host processor (column 12, lines 34 – 40; Johnson et al. describes writing a message one byte at a time, then interrupting the CPU when complete. Examiner interprets this to mean that a message may consist of one, two, or more bytes).

With regard to claim 26, Johnson et al. describe the device of claim 25, further comprising:

Means for storing the at least two of the plurality of bytes of the message in a buffer, before the means for transmitting transmits the at least two of the plurality of bytes of the message to the host processor, without interrupting the host processor (column 12, lines 10 - 16, 34 - 40);

Means for interrupting the host processor after the means for storing stores the at least two of the plurality of bytes of the message in the buffer (column 12, lines 34 - 40);

Wherein the means for transmitting comprises means for transmitting the at least two of the plurality of bytes of the message from the buffer to the host processor (column 12, lines 10 - 16, 34 - 40).

With regard to claim 28, Johnson et al. describe a method for transmitting a message comprising a plurality of bytes from a source device having a first host processor to a destination device having a second host processor

With regard to claim 43, Johnson et al. teach a computer system comprising:
A communications bus (Figure 4, 7, item 310);

A bus controller coupled to the communications bus (where a bus controller may be interpreted as a system interface processor; column 11, lines 31 – 36, 61 - 65);

A send machine (Figure 7, item 707) coupled between a host processor (Figure 4, item 200) and the bus controller (where a send machine may be interpreted as a message data register (MDR); column 12, lines 17 – 32), the send machine comprising means for transmitting the plurality of bytes over the communications bus without interrupting the host processor (column 14, lines 18 – 38, and column 15, lines 40 - 51 tell of how a messages is placed into the request buffer and processed by the interface, but note that the interrupt may not be generated until a response is received from the 12C device).

A first first-in first-out (FIFO) buffer coupled to the send machine and coupled between the host processor and the bus controller (where a FIFO buffer may be interpreted as a request queue; Figure 7, item 516; column 12, lines 7 - 10, the first FIFO comprising means for receiving a plurality of bytes from the host processor without interrupting the host processor (column 12, lines 26 - 30; Figure 7, items 516, 514 show

Art Unit: 2111

that both queues are a size of 1K – either bits or bytes would meet the limitation of a plurality of bytes; column 15, lines 40 – 51 tell of how a messages is placed into the request buffer, but note that the interrupt is not generated until a response is received from the I2C device).

A receive machine (Figure 7, item 707) coupled between the host processor and the bus controller (where a receive machine may be interpreted as a message data register (MDR); column 12, lines 17 – 32), the receive machine comprising means for receiving the plurality of bytes over the communications bus without interrupting the host processor (column 14, lines 18 – 38; column 15, lines 40 – 51 tell of how the response bytes are written into the response FIFO, and the if directed to do so by the device driver, an interrupt is asserted. Examiner interprets this to mean that the device driver may also *not* be directed to assert an interrupt, and therefore the reference teaches the limitation of receiving the plurality of bytes without interrupting the processor).

A second FIFO buffer coupled to the receive machine and coupled between the host processor and the bus controller (where a FIFO buffer may be interpreted as a response queue; Figure 7, item 514; column 12, lines 10 –14), the second FIFO buffer comprising means for receiving a plurality of bytes from the bus controller without interrupting the host processor (column 14, lines 18 – 38; column 15, lines 40 – 51 tell of how the response bytes are written into the response FIFO, and the if directed to do so by the device driver, an interrupt is asserted. Examiner interprets this to mean that the device driver may also *not* be directed to assert an interrupt, and therefore the

Art Unit: 2111

reference teaches the limitation of receiving the plurality of bytes without interrupting the processor).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Liu et al. in view of Yoshida.

Liu et al. fail to teach wherein the receive machine comprises checksum generation means for generating a message checksum for a message while the message is being received by the bus controller over the communications bus.

Yoshida teaches a checksum generation means for generating a message checksum for a message while the message is being received by the bus controller over the communications bus (where checksum generation means may be interpreted as data check code generation circuits; column 11, lines 14 – 24).

It would have been obvious to one or ordinary skill in this art at the time of invention by applicant to combine the checksum generation means of Yoshida with the system of Liu et al. in order to provide for a means of verifying the data transmitted across the communications bus. This would have been obvious since error-free data is critical to the correct operation of a digital system.

* * *

Claims 6 – 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Liu et al. in view of Feeney et al.

With regard to claim 6, Liu et al. describe the computer system of claim 1, further comprising:

Means for receiving a message from the host processor (Figure 2, items 203, 207; Figure 4A, item 420);

Means for attempting to send the message over the communications bus to a target device (Figure 4A, item 422);

Liu et al. fail to teach:

Means for determining whether the message was received without errors by the target device;

Retry means for attempting again to send the message over the communication bus to the target device if it is determined that the message was not received without errors by the target;

Feeney et al. teach means for determining whether the message was received without errors through the use of FIFO status registers (Figures 13, 14; column 18, line 4 – column 20, line 12), and retry means for attempting again to send the message over the communication bus to the target if it is determined that the message was not received without errors by the target (column 16, lines 36 – 49 describe retrying messages that failed to send).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate the means of retrying failed messages as taught by Feeney et al. into the computer system of Liu et al for the purpose of ensuring the delivery of messages on the communication bus.

With regard to claim 7, Feeney et al. teach the additional limitation wherein the retry means comprises means for attempting again to send the message over the communications bus to the target device without interrupting the host processor if it is determined that the message was not received without errors by the target device (column 16, lines 36 – 49 describe retrying a message without involving the processor).

With regard to claim 8, Feeney et al. teach the additional limitation wherein the retry means comprises means for attempting again to send the message over the communications bus to the target device without obtaining the message again from the host processor if it is determined that the message was not received without errors by the target device (column 16, lines 36 – 49 describe storing the message in a FIFO in order to allow the processor to move onto other tasks).

* * *

Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Liu et al. in view of Cao et al.

Liu et al. fail to teach a busfree count means for storing a busfree count associated with the computer system, a busfree timer for use by the computer system to wait an amount of time specified by the busfree count prior to attempting to access the communications bus after the communications bus becomes available for use, and a fair arbitration block coupled between the host processor and the bus controller, the fair arbitration block comprising arbitration means for modifying the busfree count according to a priority signal to produce an arbitrated busfree count signal.

Cao et al. teach:

A busfree count means for storing a busfree count (where a busfree count may be interpreted as an arbitration count number; column 4, lines 42 - 50);

A busfree timer for use by the computer system to wait an amount of time specified by the busfree count prior to attempting to access the communications bus after the communications bus becomes available for use (where a busfree timer may be interpreted as a "quiet slot" counter; column 4, lines 51 – 60);

A fair arbitration block comprising arbitration means for modifying the busfree count according to a priority signal to produce an arbitrated busfree count signal (where a busfree count may be interpreted as an arbitration count number; column 5, lines 59 – 64).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate the busfree count and busfree timer as taught by Cao et al. into the system of Liu et al. for the purpose of providing arbitration amongst devices on the communications bus. This would have been obvious since Cao et al. teach that their invention provides for more efficient use of bus bandwith (column 10, lines 25 – 59), along with permitting data communication with a very small probability of data collisions (column 4, lines 32 – 34).

* * *

Claims 10 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Liu et al. in view of Webb et al.

With regard to claim 10, Liu et al. fail to teach a byte timer coupled between the bus controller and the host processor.

Webb et al. teach a byte timer (where a byte timer may be interpreted as a noresponse timer; column 13, lines 49 - 60).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to include the byte timer as taught by Webb et al. into the system of Liu et al. This would have been obvious in order to provide a method of ensuring that a communication link (or bus) is operating properly, and prevent the system from wasting time sending messages to processors/terminals that are not responsive (column 14, lines 11 – 19).

With regard to claim 11, Webb et al. teach the additional limitation wherein the byte timer (interpreted as a no-response timer) comprises means for determining whether the host processor has failed and means for generating a signal indicating whether the host processor has failed (where a host processor may be interpreted as a terminal; where generating a signal indicating the processor has failed may be interpreted as marking a terminal as being "offline or "down"; column 13, line 49 – column 14, line 30).

* * *

Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Johnson et al. in view of Feeney et al., in view of Cao et al., and further in view of Webb et al.

Johnson et al. teach a computer system of claim 12 further comprising:

Art Unit: 2111

Means for receiving a message from the host processor (Figure 7, items 516, 707; column 12, lines 26 – 32);

Means for attempting to send the message over the communications bus to a target device (column 15, lines 15 – 36 give an example of how a message is sent over the communications bus to a target device (microcontroller)).

Means for determining whether the message was received without errors by the target device (column 15, lines 62 - 64).

Johnson et al. fail to describe a retry means, a busfree count means, a busfree count timer, a fair arbitration block, and a byte timer.

Feeney et al. teach retry means for attempting again to send the message over the communications bus to the target device without interrupting the host processor if it is determined that the message was not received without errors by the target device (column 16, lines 36 – 49 describe retrying messages that failed to send; column 16, lines 36 – 49 describe retrying a message without involving the processor).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate the means of retrying failed messages as taught by Feeney et al. into the computer system of Liu et al for the purpose of ensuring the delivery of messages on the communication bus.

Cao et al. teach:

A busfree count means for storing a busfree count (where a busfree count may be interpreted as an arbitration count number; column 4, lines 42 - 50);

Art Unit: 2111

A busfree timer for use by the computer system to wait an amount of time specified by the busfree count prior to attempting to access the communications bus after the communications bus becomes available for use (where a busfree timer may be interpreted as a "quiet slot" counter; column 4, lines 51 – 60);

A fair arbitration block comprising arbitration means for modifying the busfree count according to a priority signal to produce an arbitrated busfree count signal (where a busfree count may be interpreted as an arbitration count number; column 5, lines 59 – 64).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate the busfree count and busfree timer as taught by Cao et al. into the system of Liu et al. for the purpose of providing arbitration amongst devices on the communications bus. This would have been obvious since Cao et al. teach that their invention provides for more efficient use of bus bandwith (column 10, lines 25 – 59), along with permitting data communication with a very small probability of data collisions (column 4, lines 32 – 34).

Webb et al. teach a byte timer comprising means for determining whether the host processor has failed and means for generating a signal indicating whether the host processor has failed (where a byte timer may be interpreted as a no-response timer; column 13, lines 49 – 60; where a host processor may be interpreted as a terminal; where generating a signal indicating the processor has failed may be interpreted as marking a terminal as being "offline or "down"; column 13, line 49 – column 14, line 30).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to include the byte timer as taught by Webb et al. into the system of Liu et al. This would have been obvious in order to provide a method of ensuring that a communication link (or bus) is operating properly, and prevent the system from wasting time sending messages to processors/terminals that are not responsive (column 14, lines 11 – 19).

* * *

Claims 24 and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Johnson et al. in view of Kahn.

With regard to claim 24, Johnson et al. teach the method of claim 23, wherein step (C) comprises a step of storing the at least two bytes in the buffer, but fail to teach the buffer reaching a predetermined high water mark.

Kahn teaches a high water mark (column 8, lines 15 – 29).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to include the high water mark as taught by Kahn into the system of Johnson et al. for purposes of determining when to service a bus buffer/queue. This would have been obvious since Kahn teaches that a buffer that overfills will stall the system (column 8, lines 15-29).

Art Unit: 2111

With regard to claim 27, Johnson et al. teach the device of claim 26, wherein the means for storing comprises means for storing the at least two bytes in a buffer, but fail to teach the buffer reaching a predetermined high water mark.

Kahn teaches a high water mark (column 8, lines 15 – 29).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to include the high water mark as taught by Kahn into the system of Johnson et al. for purposes of determining when to service a bus buffer/queue. This would have been obvious since Kahn teaches that a buffer that overfills will stall the system (column 8, lines 15 - 29).

* * *

Claims 31 and 32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Liu et al. in view of Yoshida.

Liu et al. teach a computer system comprising:

A communications bus implemented in accordance with an Inter-IC bus specification (Figure 1, 2, item 107);

A bus controller coupled to the communications bus (where a bus controller may be interpreted as a system interface processor; column 6, lines 19 - 23);

A receive machine coupled to the communications bus (where a receive machine may be interpreted as a message data register (MDR); column 7, lines 16 – 25);

A host processor coupled to the receive machine (Figure 1, item 101);

Application/Control Number: 10/662,034 Page 24

Art Unit: 2111

Liu et al. fail to teach wherein the receive machine comprises checksum generation means for generating a message checksum for a message while the message is being received by the bus controller over the communications bus.

Yoshida teaches a checksum generation means for generating a message checksum for a message while the message is being received by the bus controller over the communications bus (where checksum generation means may be interpreted as data check code generation circuits; column 11, lines 14 – 24).

It would have been obvious to one or ordinary skill in this art at the time of invention by applicant to combine the checksum generation means of Yoshida with the system of Liu et al. in order to provide for a means of verifying the data transmitted across the communications bus. This would have been obvious since error-free data is critical to the correct operation of a digital system.

With regard to claim 32, Yoshida teaches the additional limitation wherein the checksum generation means comprises means for generating the message checksum without interrupting the host processor (column 11, lines 14 – 24 describe the data check code generation circuits (Figure 21, item 23) generating the checksum, which examiner identifies as separate hardware from the host processor (interpreted as a data processor in this reference).

* * *

Art Unit: 2111

Claims 35 - 37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Liu et al. in view of Feeney et al., and further in view of Kocol et al.

With regard to claim 35, Liu et al. teach a computer-implemented method for use in a computer system including a communications bus implemented in accordance with an Inter-IC bus specification, the method comprising steps of:

- (A) Receiving a message from a host processor (Figure 2, items 203, 207; Figure 4A, item 420);
- (B) Attempting to transmit the message over the communications bus to a target device (Figure 4A, item 422; column 9, lines 52 55);

Liu et al. fail to teach determining whether the message was receiving without errors by the target device, and returning to step (B) without interrupting the host processor if the message was received with errors.

Feeney et al. teach:

- (C) Determining whether the message was received without errors by the target device through the use of FIFO status registers (Figures 13, 14; column 18, line 4 column 20, line 12);
- (D) If it is determined that the message was not received without errors by the target device, returning to step (B) without interrupting the host processor (column 16, lines 36 49 describe retrying a message without involving the processor).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate the means of retrying failed messages as taught by

Application/Control Number: 10/662,034 Page 26

Art Unit: 2111

Feeney et al. into the computer system of Liu et al for the purpose of ensuring the delivery of messages on the communication bus.

With regard to claim 36, both Liu et al. and Feeney et al. fail to teach initializing a retry counter to a predetermined retry count value, and returning to step B if step B has been performed a number of times that is equal to the predetermined retry count value and signaling an error to the host processor.

Kocol et al. teach initializing a retry counter to a predetermined retry value (column 48, lines 44 – 50); returning to step (B) if step (B) has been preformed a number of times that is equal to the predetermined retry count value (column 49, lines 3 – 23); signaling an error to the host processor (column 49, lines 5 – 10).

With regard to claim 37, Liu et al. teach the additional limitation of storing the message in a buffer (where a buffer may be interpreted as a request queue; Figure 2, item 203; column 7, lines 16 - 21).

Feeney et al. teach the additional limitation of returning to step (B) if it is determined that the message was not received without errors by the target device (column 16, lines 36 – 49 describes retrying the message if it failed).

* * *

Claim 38 is rejected under 35 U.S.C. 103(a) as being unpatentable over Liu et al. in view of Cao et al.

Liu et al. teach a communications bus in accordance with an Inter-IC bus specification and a bus controller coupled to the communications bus (Figure 1, 2, item 107; where a bus controller may be interpreted as a system interface processor; column 6, lines 19 – 23) but fail to teach a busfree count means for storing a busfree count associated with the computer system, a busfree timer for use by the computer system to wait an amount of time specified by the busfree count prior to attempting to access the communications bus after the communications bus becomes available for use, and a fair arbitration block coupled between the host processor and the bus controller, the fair arbitration block comprising arbitration means for modifying the busfree count according to a priority signal to produce an arbitrated busfree count signal.

Cao et al. teach:

A busfree count means for storing a busfree count (where a busfree count may be interpreted as an arbitration count number; column 4, lines 42 - 50);

A busfree timer for use by the computer system to wait an amount of time specified by the busfree count prior to attempting to access the communications bus after the communications bus becomes available for use (where a busfree timer may be interpreted as a "quiet slot" counter; column 4, lines 51 – 60);

A fair arbitration block comprising arbitration means for modifying the busfree count according to a priority signal to produce an arbitrated busfree count signal (where

a busfree count may be interpreted as an arbitration count number; column 5, lines 59 – 64).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate the busfree count and busfree timer as taught by Cao et al. into the system of Liu et al. for the purpose of providing arbitration amongst devices on the communications bus. This would have been obvious since Cao et al. teach that their invention provides for more efficient use of bus bandwith (column 10, lines 25 - 59), along with permitting data communication with a very small probability of data collisions (column 4, lines 32 - 34).

* * *

Claim 42 is rejected under 35 U.S.C. 103(a) as being unpatentable over Johnson et al. in view of Feeney et al., in view of Cao et al., and further in view of Webb et al.

Johnson et al. teach a computer system comprising:

A communications bus (Figure 4, 7, item 310);

A bus controller coupled to the communications bus (where a bus controller may be interpreted as a system interface processor; column 11, lines 31 - 36, 61 - 65);

A send machine (Figure 7, item 707) coupled between a host processor (Figure 4, item 200) and the bus controller (where a send machine may be interpreted as a message data register (MDR); column 12, lines 17 – 32), the send machine comprising means for transmitting the plurality of bytes over the communications bus without

Art Unit: 2111

interrupting the host processor (column 14, lines 18 – 38, and column 15, lines 40 - 51 tell of how a messages is placed into the request buffer and processed by the interface, but note that the interrupt may not be generated until a response is received from the I2C device).

A first first-in first-out (FIFO) buffer coupled to the send machine and coupled between the host processor and the bus controller (where a FIFO buffer may be interpreted as a request queue; Figure 7, item 516; column 12, lines 7 - 10, the first FIFO comprising means for receiving a plurality of bytes from the host processor without interrupting the host processor (column 12, lines 26 - 30; Figure 7, items 516, 514 show that both queues are a size of 1K – either bits or bytes would meet the limitation of a plurality of bytes; column 15, lines 40 – 51 tell of how a messages is placed into the request buffer, but note that the interrupt is not generated until a response is received from the I2C device).

A receive machine (Figure 7, item 707) coupled between the host processor and the bus controller (where a receive machine may be interpreted as a message data register (MDR); column 12, lines 17 – 32), the receive machine comprising means for receiving the plurality of bytes over the communications bus without interrupting the host processor (column 14, lines 18 – 38; column 15, lines 40 – 51 tell of how the response bytes are written into the response FIFO, and the if directed to do so by the device driver, an interrupt is asserted. Examiner interprets this to mean that the device driver may also *not* be directed to assert an interrupt, and therefore the reference

Art Unit: 2111

teaches the limitation of receiving the plurality of bytes without interrupting the processor).

A second FIFO buffer coupled to the receive machine and coupled between the host processor and the bus controller (where a FIFO buffer may be interpreted as a response queue; Figure 7, item 514; column 12, lines 10 –14), the second FIFO buffer comprising means for receiving a plurality of bytes from the bus controller without interrupting the host processor (column 14, lines 18 – 38; column 15, lines 40 – 51 tell of how the response bytes are written into the response FIFO, and the if directed to do so by the device driver, an interrupt is asserted. Examiner interprets this to mean that the device driver may also *not* be directed to assert an interrupt, and therefore the reference teaches the limitation of receiving the plurality of bytes without interrupting the processor).

Means for receiving a message from the host processor (Figure 7, items 516, 707; column 12, lines 26 - 32);

Means for attempting to send the message over the communications bus to a target device (column 15, lines 15 – 36 give an example of how a message is sent over the communications bus to a target device (microcontroller)).

Means for determining whether the message was received without errors by the target device (column 15, lines 62 - 64).

Johnson et al. fail to describe a retry means, a busfree count means, a busfree count timer, a fair arbitration block, and a byte timer.

Feeney et al. teach retry means for attempting again to send the message over the communications bus to the target device without interrupting the host processor if it is determined that the message was not received without errors by the target device (column 16, lines 36 – 49 describe retrying messages that failed to send; column 16, lines 36 – 49 describe retrying a message without involving the processor).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate the means of retrying failed messages as taught by Feeney et al. into the computer system of Liu et al for the purpose of ensuring the delivery of messages on the communication bus.

Cao et al. teach:

A busfree count means for storing a busfree count (where a busfree count may be interpreted as an arbitration count number; column 4, lines 42 - 50);

A busfree timer for use by the computer system to wait an amount of time specified by the busfree count prior to attempting to access the communications bus after the communications bus becomes available for use (where a busfree timer may be interpreted as a "quiet slot" counter; column 4, lines 51 – 60);

A fair arbitration block comprising arbitration means for modifying the busfree count according to a priority signal to produce an arbitrated busfree count signal (where a busfree count may be interpreted as an arbitration count number; column 5, lines 59 – 64).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate the busfree count and busfree timer as taught by

Cao et al. into the system of Liu et al. for the purpose of providing arbitration amongst devices on the communications bus. This would have been obvious since Cao et al. teach that their invention provides for more efficient use of bus bandwith (column 10, lines 25 - 59), along with permitting data communication with a very small probability of data collisions (column 4, lines 32 - 34).

Webb et al. teach a byte timer comprising means for determining whether the host processor has failed and means for generating a signal indicating whether the host processor has failed (where a byte timer may be interpreted as a no-response timer; column 13, lines 49 – 60; where a host processor may be interpreted as a terminal; where generating a signal indicating the processor has failed may be interpreted as marking a terminal as being "offline or "down"; column 13, line 49 – column 14, line 30).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to include the byte timer as taught by Webb et al. into the system of Liu et al. This would have been obvious in order to provide a method of ensuring that a communication link (or bus) is operating properly, and prevent the system from wasting time sending messages to processors/terminals that are not responsive (column 14, lines 11 – 19).

* * *

Claim 44 is rejected under 35 U.S.C. 103(a) as being unpatentable over Johnson et al. in view of Cao et al.

Art Unit: 2111

Johnson et al. teach a device for use in a computer system including a communications bus and a bus controller coupled to the communications bus, the device comprising:

A send machine (Figure 7, item 707) coupled between a host processor (Figure 4, item 200) and the bus controller (where a send machine may be interpreted as a message data register (MDR); column 12, lines 17 – 32), the send machine comprising means for transmitting the plurality of bytes over the communications bus without interrupting the host processor (column 14, lines 18 – 38, and column 15, lines 40 - 51 tell of how a messages is placed into the request buffer and processed by the interface, but note that the interrupt may not be generated until a response is received from the I2C device).

A first first-in first-out (FIFO) buffer coupled to the send machine and coupled between the host processor and the bus controller (where a FIFO buffer may be interpreted as a request queue; Figure 7, item 516; column 12, lines 7 - 10, the first FIFO comprising means for receiving a plurality of bytes from the host processor without interrupting the host processor (column 12, lines 26 - 30; Figure 7, items 516, 514 show that both queues are a size of 1K – either bits or bytes would meet the limitation of a plurality of bytes; column 15, lines 40 – 51 tell of how a messages is placed into the request buffer, but note that the interrupt is not generated until a response is received from the I2C device).

A receive machine (Figure 7, item 707) coupled between the host processor and the bus controller (where a receive machine may be interpreted as a message data

Art Unit: 2111

register (MDR); column 12, lines 17 – 32), the receive machine comprising means for receiving the plurality of bytes over the communications bus without interrupting the host processor (column 14, lines 18 – 38; column 15, lines 40 – 51 tell of how the response bytes are written into the response FIFO, and the if directed to do so by the device driver, an interrupt is asserted. Examiner interprets this to mean that the device driver may also *not* be directed to assert an interrupt, and therefore the reference teaches the limitation of receiving the plurality of bytes without interrupting the processor).

A second FIFO buffer coupled to the receive machine and coupled between the host processor and the bus controller (where a FIFO buffer may be interpreted as a response queue; Figure 7, item 514; column 12, lines 10 –14), the second FIFO buffer comprising means for receiving a plurality of bytes from the bus controller without interrupting the host processor (column 14, lines 18 – 38; column 15, lines 40 – 51 tell of how the response bytes are written into the response FIFO, and the if directed to do so by the device driver, an interrupt is asserted. Examiner interprets this to mean that the device driver may also *not* be directed to assert an interrupt, and therefore the reference teaches the limitation of receiving the plurality of bytes without interrupting the processor).

Johnson et al. fail to describe a busfree count storage means, a busfree count timer, a fair arbitration block, and a byte timer.

Cao et al. teach:

A busfree count storage means for storing a busfree count (where a busfree count may be interpreted as an arbitration count number; column 4, lines 42 – 50);

A busfree timer for use by the computer system to wait an amount of time specified by the busfree count prior to attempting to access the communications bus after the communications bus becomes available for use (where a busfree timer may be interpreted as a "quiet slot" counter; column 4, lines 51 - 60);

A fair arbitration block comprising arbitration means for modifying the busfree count according to a priority signal to produce an arbitrated busfree count signal (where a busfree count may be interpreted as an arbitration count number; column 5, lines 59 – 64).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate the busfree count and busfree timer as taught by Cao et al. into the system of Liu et al. for the purpose of providing arbitration amongst devices on the communications bus. This would have been obvious since Cao et al. teach that their invention provides for more efficient use of bus bandwith (column 10, lines 25 – 59), along with permitting data communication with a very small probability of data collisions (column 4, lines 32 – 34).

Allowable Subject Matter

Claims 28 – 30, 33, and 34 allowed.

Claims 15, 19, and 39 – 41 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew D. Spittle whose telephone number is (571) 272-2467. The examiner can normally be reached on Monday - Friday, 8 - 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rehana Perveen can be reached on 571-272-3676. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Mother Spills